



**N-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- 150V, 85A,  $R_{DS(ON)} = 8.8\text{m}\Omega$  @ $V_{GS} = 10\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- Surface mount Package.



P-PAK 5X6

**ABSOLUTE MAXIMUM RATINGS**  $T_C = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	150	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D @ R_{\theta JC}$	85	A
	$I_D @ R_{\theta JA}$	20	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{\theta JC}$	340	A
	$I_{DM} @ R_{\theta JA}$	80	A
Maximum Power Dissipation	$P_D$	113	W
Single Pulsed Avalanche Energy <sup>d</sup>	$E_{AS}$	320	mJ
Single Pulsed Avalanche Current <sup>d</sup>	$I_{AS}$	40	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

**Thermal Characteristics**







Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.1	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	20	$^\circ\text{C}/\text{W}$




CEZ09R15


**Electrical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	150			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		7.9	8.8	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 75\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		2750		pF
Output Capacitance	$C_{\text{oss}}$			340		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			30		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 75\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3\Omega$		39		ns
Turn-On Rise Time	$t_r$			7		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			54		ns
Turn-Off Fall Time	$t_f$			9		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 75\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}$		54		nC
Gate-Source Charge	$Q_{\text{gs}}$			17		nC
Gate-Drain Charge	$Q_{\text{gd}}$			12		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				85	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 20\text{A}$			1.2	V
Notes :						
a.Repetitive Rating : Pulse width limited by maximum junction temperature.						
b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2\%$ .						
c.Guaranteed by design, not subject to production testing.						
d.L = 0.4mH, $I_{\text{AS}} = 40\text{A}$ , $V_{\text{DD}} = 24\text{V}$ , $R_G = 25\Omega$ , Starting $T_J = 25^\circ\text{C}$ .						


**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**





Figure 12. Normalized Thermal Transient Impedance Curve

## P-PAK5X6 產品外觀尺寸圖 (Product Outline Dimension)

## SINGLE PAD 尺寸圖



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.000	1.200	0.039	0.047
b	0.330	0.500	0.013	0.020
c	0.200	0.300	0.008	0.012
D	5.000	5.400	0.197	0.213
D1	3.800	4.250	0.150	0.167
D2	3.520	3.920	0.139	0.154
D3	0.396	0.436	0.016	0.017
E	5.760	5.960	0.227	0.235
e	1.270 TYP		0.050 TYP	
H	6.000	6.300	0.236	0.248
L1	0.080	0.220	0.003	0.009
L2	0.400	0.600	0.016	0.024
L3	0.500	0.700	0.020	0.028